Specials

All specials

IEEE 1450.6.1 : 2009

IEEE 1450.6.1 : 2009

DESCRIBING ON-CHIP SCAN COMPRESSION

Institute of Electrical & Electronics Engineers

More details

Download

PDF AVAILABLE FORMATS IMMEDIATE DOWNLOAD
$34.32

$78.00

(price reduced by 56 %)

Table of Contents

1. Overview
   1.1 Scope
   1.2 General
   1.3 Conceptual data flow
   1.4 High-level implementation details
   1.5 Limitations of this standard
   1.6 Structure of this standard
2. Normative references
3. Definitions, acronyms, and abbreviations
   3.1 Definitions
   3.2 Acronyms and abbreviations
4. New blocks - CompressionStructures
   4.1 CompressionStructures block
   4.2 CompressionStructures block syntax description
   4.3 CompressionStructures block example
5. STIL block - extensions to IEEE Std 1450-1999, Clause 8
   5.1 STIL syntax
   5.2 STIL syntax description
   5.3 STIL syntax example
6. Environment block - extensions to IEEE Std 1450.1-2005,
   Clause 17
   6.1 Environment block
   6.2 Environment block syntax description
   6.3 Environment block example
7. Semantics updates
Annex A (informative) Examples

Abstract

Describes how the necessary information is passed from scan insertion to pattern generation and from pattern generation to diagnosis such that different tool vendors could be used for each step independent of on-chip scan compression logic used.

General Product Information

Document Type Standard
Status Current
Publisher Institute of Electrical & Electronics Engineers

Contact us