IEEE 1800 : 2012
IEEE 1800 : 2012
SYSTEMVERILOG - UNIFIED HARDWARE DESIGN, SPECIFICATION, AND VERIFICATION LANGUAGE
Institute of Electrical & Electronics Engineers
Specials
-
-
IEC 61000-4-9 REDLINE : 2ED 2016
$78.00 (-56%) $34.32
Table of Contents
Part One: Design and Verification Constructs
1. Overview
2. Normative references
3. Design and verification building blocks
4. Scheduling semantics
5. Lexical conventions
6. Data types
7. Aggregate data types
8. Classes
9. Processes
10. Assignment statements
11. Operators and expressions
12. Procedural programming statements
13. Tasks and functions (subroutines)
14. Clocking blocks
15. Interprocess synchronization and communication
16. Assertions
17. Checkers
18. Constrained random value generation
19. Functional coverage
20. Utility system tasks and system functions
21. Input/output system tasks and system functions
22. Compiler directives
Part Two: Hierarchy Constructs
23. Modules and hierarchy
24. Programs
25. Interfaces
26. Packages
27. Generate constructs
28. Gate-level and switch-level modeling
29. User-defined primitives
30. Specify blocks
31. Timing checks
32. Backannotation using the standard delay format
33. Configuring the contents of a design
34. Protected envelopes
Part Three: Application Programming Interfaces
35. Direct programming interface
36. Programming language interface (PLI/VPI) overview
37. VPI object model diagrams
38. VPI routine definitions
39. Assertion API
40. Code coverage control and API
41. Data read API
Part Four: Annexes
Annex A (normative) - Formal syntax
Annex B (normative) - Keywords
Annex C (normative) - Deprecation
Annex D (informative) - Optional system tasks and
system functions
Annex E (informative) - Optional compiler directives
Annex F (normative) - Formal semantics of concurrent
assertions
Annex G (normative) - Std package
Annex H (normative) - DPI C layer
Annex I (normative) - svdpi.h
Annex J (normative) - Inclusion of foreign language code
Annex K (normative) - vpi_user.h
Annex L (normative) - vpi_compatibility.h
Annex M (normative) - sv_vpi_user.h
Annex N (normative) - Algorithm for probabilistic distribution
functions
Annex O (informative) - Encryption/decryption flow
Annex P (informative) - Glossary
Annex Q (informative) - Bibliography
Abstract
Gives the definition of the language syntax and semantics for the IEEE 1800 SystemVerilog language, which is a unified hardware design, specification, and verification language.
General Product Information
| Document Type | Standard |
| Status | Current |
| Publisher | Institute of Electrical & Electronics Engineers |
| Supersedes |
|
